
2007 Microchip Technology Inc.
Preliminary
DS70165E-page 147
dsPIC33F
REGISTER 7-9:
DSADR
: MOST RECENT DMA RAM ADDRESS
R-0
DSADR<15:8>
bit 15
bit 8
R-0
DSADR<7:0>
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 15-0
DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits